Dynamic Memory Allocation and Fragmentation fighter 2010 in C and C++ Building a high-performance, l

Silicon IP Analog & Mixed Signal Storage Controller & PHY Graphic & Peripheral Interface Controller & PHY Processors & Microcontrollers Memory & Logic Library Security Multimedia Wireline Communication Wireless Communication Silicon IP Vendors  
Wednesday Mar. 25, 2015 Industry Articles Categories
Single event effects (SEEs) in FPGAs, ASICs, and processors, part I: impact and analysis
Single-event effects (SEEs) are of a growing concern in high-reliability system development, yet there is much disparity among users of application-specific integrated circuits (ASICs) and field-programmable gate arrays (FPGAs) with regard to understanding how susceptible their designs might be. The avionics and industrial fighter 2010 system development guidance that currently exists is only broadly beginning to consider SEEs and their impact on system reliability. Unfortunately, standards such as DO-254, DO-178, ARP 4754, ARP 4761, and IEC 61508 provide little or no direction on how to handle SEEs. This white paper highlights concerns regarding effects of SEEs on ASICs and FPGAs and points to analysis and mitigation techniques for handling SEEs.
All sub-micron integrated electronics devices fighter 2010 are susceptible to SEEs to some degree. The effects can range from transients causing logical errors, to upsets changing data, to destructive single-event latch-up (SEL). Traditionally, FPGAs were targeted as being more sensitive due to their use of SRAM for the configuration storage. As dimensions fighter 2010 shrink to below 90 nm, SEEs in all devices, including ASICs, FPGAs, and application-specific standard products (ASSPs) must be considered.
Although targeted to an avionics audience, this article has broad applicability to any industry in which safety and reliability are of critical importance. It should be useful to a wide audience comprised of system architects, engineering and program managers, and certification authorities.
 
Rail analysis for SoC ASICs Addressing the new challenges of ASIC/SoC prototyping with FPGAs Protecting FPGAs from power analysis security vulnerabilities Implementing custom DDR and DDR2 SDRAM external memory interfaces in FPGAs (part 1) Partitioning an ASIC design into multiple FPGAs
Building a high-performance, low-power audio/voice subsystem 5 Steps to Securing the IoT When Your Embedded fighter 2010 Processor Runs Out of Steam, Try Parallelism Improving analog design verification using UVM Selecting an Optimized ADC for a Wireless AFE
Dynamic Memory Allocation and Fragmentation fighter 2010 in C and C++ Building a high-performance, low-power audio/voice subsystem How to calculate CPU utilization Using SystemVerilog Assertions in RTL Code CORTEX-R versus CORTEX-M
Design-Reuse.com About us D&R Partner Program Advertise with Us Privacy Policy